

# High Performance FinFET based Three Stage Operational Amplifier

M Nizamuddin  
Jamia Millia Islamia  
New Delhi , India  
E-mail: nizamdelhi25@gmail.com

**Abstract:** In this paper, FinFET technology based three stage op-amp. is proposed. The DC gain, bandwidth, input resistance, output resistance and unity gain frequency (UCF) of the proposed FinFET based three stage op-amp are found to be better than conventional CMOS based FinFET based three stage op-amp. Both three stage op-amp were designed at 32nm technology using LTSPICE simulator.

**Keywords—** FinFET, CMOS-FET, DC Gain, UGF

## I. INTRODUCTION

The single stage operational amplifier is a differential pairs that permit the straight pass the small signal currents generated through the input differential pairs across the output impedance. Thus, they limit the gain of their particular topologies that are multiplication of input pair trans-conductance and the output impedance. Although such gain in these circuit could enhanced by the employ of cascade of these circuit, the output fluctuation of such op-amps are else restricted due to adding up of transistor stages. Usually this restriction needs to be assigned as the gain and for voltage fluctuation presented by the cascaded amplifiers are not enough to the desired utilization. While in these case we have alternatives for three stages op-amps it deals along with gain as well as output swing restrictions. However in these configurations usually the first stage generates a large gain and it gives high swing later. These three stage op-amp are hence highly efficient than the cascade op-amp because it isolate and they deal independently with the swing requirement and with gain.

S. Morrison et. al. [1] study a fully differential operational amplifier in FinFET and Planar Technology and show the bulk

FinFET as a feasible option to planar bulk technology. With that a new benchmarking proposal is implemented in order to efficiently and relatively compare in simulation. A. Verma et. al. [2] conducted experiment which includes model test of design of two stage CMOS operational amplifier and find out its results according to design parameter. The results of the op-amps shows its drain current, power dissipation, gain of the device, and unity gain frequency and bandwidth of circuit.

E. Contreras et. al. [3] analyzed simulation of miller op-amp analog circuit with FinFET transistor. FinFET transistor used due to continuous decrease in channel length of the transistor and reduction in supply voltage. FinFET transistor op-amp always show challenges during study or simulation. Hence, this study we look at the advantage of FinFET over CMOS. M. Alioto et. al. [4] conducted laboratory study on the assessment of layout density in three terminal, four terminal and multi gate FinFET standard cells. It shows different mode of FinFET operation, explained difference on SOI FinFET and bulk FinFET. M. Agostinelli et. al. [5] investigated leakage delay tradeoff in FinFET logic circuit and completed comparative analysis with bulk technology. A. Amara et. al. [8] performed a layout structure of planar double gate transistor and show how fin hold the source and drain channel three dimensionally on all side and created two gate terminal device. Fin hold very tightly within it and increase gate control over the device. according to that double gate devices are also called as FinFET. The main target t planar double gate mainly focuses on SOI CMOS transistors, fully depleted with double

independent planar gates. L. Selmi et. al. [7] studied DC performance of sub-threshold CMOS logic for ultralow power from the point of view of circuit design. Hence, it gives an useful execution of small signal along with the larger signal models for sub-threshold section operations of MOS transistors J.P Colinge et. al. [9] studied FinFET and other multigate transistor. FinFET devices and other multigate device have advantages over three terminal devices. In conventional devices when channel length become shorter than depletion width then short channel effect occurs. Short channel includes GIDL, hot electron effect, DIBL, impact ionisation, velocity saturation.




Figure 1 Block diagram of op-amp.

S.No.	FinFET	CMOS
1.	$U1 = 58$	$M1 = 58$
2.	$U2 = 58$	$M2 = 58$
3.	$U3 = 14$	$M3 = 14$
4.	$U4 = 18$	$M4 = 18$
5.	$U5 = 26$	$M5 = 26$
6.	$U6 = 29$	$M6 = 29$
7.	$U7 = 29$	$M7 = 29$
8.	$U8 = 102$	$M8 = 102$
9.	$U9 = 05$	$M9 = 05$
10.	$U10 = 14$	$M10 = 14$

11.	$U11 = 14$	$M11 = 14$
-----	------------	------------

Figure 2. W/L ratio of FinFET and CMOS transistors, used in proposed structure of FinFET and CMOS based three stage operational amplifier.

## II. PROPOSED CMOS AND FINFET BASED THREE STAGE OP-AMPS.




Figure 3. Conventional Schematic of CMOS based three stage op-amp




Figure 4. Proposed FinFET based three stage op-amp

Figure 3 demonstrates conventional CMOS based three stage op-amp. Figure 4. Proposed FinFET based three stage op-amp This circuit is simulated using LTSPICE at 32nm, with 2V VDD.




Figure 5. Gain of CMOS based three stage operational amplifier.




Figure 6. Gain of FinFET based three stage operational amplifier

The proposed CMOS based op amp designed at 2V provides, DC gain of 11.50 dB, bandwidth of 92.53 KHz, input impedance of  $4.48 \times 10^8$  ohm and output impedance of 472 ohm . By comparing the proposed design with FinFET based three stage amplifier at same supply voltage it is observed that DC gain comes to be 23.80 dB, bandwidth of 4.01 MHz, input impedance of  $3.22 \times 10^{18}$  ohm, output impedance of 939 ohm.




Figure 7. Bandwidth of CMOS based three stage operational amplifier.




Figure 8. Bandwidth of FinFET based three stage operational amplifier

TABLE 1: Comparative analysis of Comparison results of proposed CMOS based three stage Op-Amp and FinFET based three Stage Op-Amp @ 32 nm tech. node at 2V.

S. No.	Parameters	FinFET based three Stage Op-Amp	CMOS based three stage Op-Amp
1.	<b>Gain</b>	23.80 dB	11.50 dB

2.	<b>Input Resistance</b>	$3.22 \times 10^{18}$ ohm	$4.48 \times 10^8$ ohm
3.	<b>Output Resistance</b>	939.35 ohm	472.61 ohm
4.	<b>Bandwidth</b>	4.01 MHz	92.53 KHz
5.	<b>UGF</b>	2.78 MHz	63.36 KHz

### III. CONCLUSION

In this paper, three stage operational amplifier structures are designed and simulated using conventional CMOS and FinFET at 32 nm technology node. In both simulated amplifiers the load capacitance was consider as 100 pF and the compensation capacitors C1 and C2 are 20pF and 10pF respectively, So the 32nm CMOS technology and 32nm FinFET technology are compared using the same design methodology and the same set of specifications.AC and transient analysis are performed to calculate and find the different performance measuring parameters of the proposed three stage operation amplifiers.

Result shows that FinFET technology is able to deliver more gain, better input and output resistance and high bandwidth as compare to conventional CMOS technology three stage operational amplifier. So the proposed FinFET technology can be better alternative to CMOS technology for short channel devices. The gain, bandwidth, input & output resistance, unity gain frequency of the FinFET three stage op-amp are better than CMOS Based.

### REFERENCES

[1] Sébastien Morrison, Bertrand Parvais, Gerd Vandersteen, Kenichi Miyaguchi, Abdelkarim Mercha and Piet Wambacq, (2014) "Comparative Study of a Fully Differential Op Amp in FinFET and Planar Technologies", *Microelectronics and Electronic*, 10th IEEE Conference on Ph.D Research.

[2] Anchal Verma, Deepak Sharma, Rajesh Kumar Singh and Mukul Kumar Yadav, (2013) "Design of Two- Stage CMOS Operational Amplifier", *International Journal of Emerging Technology and Advanced Engineering*, ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 12.

[3] Esteban Contreras Antonio Cerd eira, and Marcelo Antonio Pavanello, (2012) "Simulation of Miller Op-Amp an analog circuit with FinFET

transistors", 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDACS), 978-1 -4577 -1117-6/12/, IEEE.

[4] Alioto, M. (2011). Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 5, pp. 751–762.

[5] Agostinelli, M., Alioto, M., Esseni, D., & Selmi, L. (2010). Leakage delay tradeoff in finfet logic circuits: a comparative analysis with bulk technology. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 2, pp. 232–245.

[6] S. H. Mirhosseini, and A. Ay atollahi, (2010) "A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process", *Iranian Journal of Electrical & Electronic Engineering*, Vol. 6, No. 4.

[7] H. Aminzadeh, R. Lotfi, and K. Mafinezhad, (2009) "Design of Low-Power Single-Stage Operational Amplifiers Based on an Optimized Settling Model," *Analog Integrated Circuits and Signal Processing*, vol. 58, pp. 153-160

[8] Amara, A., Rozeau O., & Editors. (2009). *Planar Double-Gate Transistor: From Technology to Circuit*. Springer, pp. 1-20.

[9] Colinge, JP., & Editors. (2008) *FinFET and Other Multi-Gate Transistors*. Springer, pp 13.

[10] S. Cannizzaro, A. Grasso, R. Mita, G. Palumbo and S. Pennisi, (2007) "Design Procedures for Three-Stage CMOS OTAs with Nested-Miller Compensation", *IEEE Trans. Circuits and Systems. I: Fund. Theory*, vol. 54, no. 5, pp. 933 – 940.

[11] P. Wambacq, B. Verbruggen, K. Scheir,( 2006) *Analog and RF circuits in 45 nm CMOS and below planar bulk versus FinFET*, *Solid-State Device Research Conference*, pp.53-56.

[12] X. Wu, F. Wang, Y. Xie, (2006) *Analysis of subthreshold FinFET circuits for ultra-low power design*, *IEEE International SOC Conference*, pp. 91-92.

[13] V.Subramanian et al, (2006) "Planar Bulk MOSFETS Versus FinFETs: An Analog/RF Perspective," in *IEEE Trans. Electron Devices*.

[14] A. Pugliese, G. Cappuccino, G. Cocorullo, (2005) "Nested Miller compensation capacitor sizing rules for fast-settling amplifier design," *Electronic Letters*, vol. 41, no. 2.

[15] D. Lederer, V. Kilchytska, T. Rudenko, (2005) *FinFET analogue characterization from DC to 110 GHz*, *Solid-State Electronics*, Vol. 49, pp. 1488-1496.

[16] W. Zhang, J. G. Fossum, L. Mathew, (2005) *A Hybrid FinFET/SOI MOSFET*, *IEEE International SOI Conference*, pp. 151- 153.

[17] W. Rösner, E. Landgraf, J. Kretz, (2004) *FinFETs for low power applications*, *Solid-State Electronics*, Vol. 48, pp. 1819-1823.

[18] K. Kim, O. Kwon, J. Seo, (2003) *Nano-scale Device Modeling and Simulation: FinFET*, *International Microprocesses and Nanotechnology Conference*, pp. 24 - 25.

[19] G. Palumbo, S. Pennisi, (2002) "Design methodology and advances in nested-Miller compensation," *IEEE Trans. Circuits and Systems. I: Fund. Theory*, vol. 49, no. 7, pp. 893–903.

- [20] R. Zhang, K. Roy, (2002) Low-Power High-Performance Double-Gate Fully Depleted SOI Circuit Design, IEEE Transaction on Electron Devicev, Vol. 49, No. 5, pp. 852-861.
- [21] K. Roy, H. Mahmoodi, S. Mukhopadhyay, (2002) Double-Gate SOI Devices for Low-Power and High-Performance Applications, IEEE Transactions on Electron Devices, Vol.49, pp.852-862.
- [22] K.N. Leung, P.K. T. Mok, (2001)“Analysis of multistage amplifier frequency compensation,” IEEE Trans. Circuits and Systems. I: Fund. Theory, vol. 48, no. 9, pp. 1041– 1056.
- [23] Fabio D' Agostino and Daniele Quercia, (2000) Introduction to VLSI design: Short Channel Effects in MOSFET.

### **AUTHOR'S BIOGRAPHY**

Dr. M. Nizamuddin has completed Ph.D. from JMI, New Delhi, India. He is associated with JMI, New Delhi, India. His field of interest include VLSI, Devices & Nanoelectronic Circuits and Embedded System.