

Low Power VCO Design for Wireless Communication Based Applications

Alpana Amit Deshmukh
E & I Department
SGSITS, Indore
Indore, India
deshmukhalpana81@gmail.com

Radheshyam Gamad
E & I Department
SGSITS, Indore
Indore, India
rsgamad@gmail.com

Deepak Kumar Mishra
E & I Department
SGSITS, Indore
Indore, India
mishradrc@gmail.com

Abstract: Wireless communication-based system requires low power, current, voltage and wide frequency range for system design. The Paper presents a design in the field of wireless communication systems. It presents 3 stage voltage controlled ring oscillator design on LT Spice tool and also reports transient, DC analysis of the system. As well as it shows fast fourier transform response of input control voltage and its transient analysis response with change in time period and frequency. The proposed design is implemented in 45nm technology and achieved low voltage and current range in table 1. VCO power and current estimation done based on mathematical modeling and compared with simulation results. Authors have also achieved low power dissipation of 37.6 μ w, the Phase noise of VCO design from -90 dB to 40 dB with frequency 1 MHz offset frequency and shows DC sweep analysis from 0 to 4.8 volts voltage range for 0 to 0.6 seconds time period.

Keywords: Complementary MOSFET, NMOS, PMOS, FFT, VCO

I. INTRODUCTION

Nowadays very large scale integration based industries are growing rapidly because of advancement in electronics and communication system. Due to recent technologies peoples want to be associated all the time with wireless-based devices. Paper focuses on the design of VCO for such type of applications. This work is based on the controlled oscillator circuit. Two important types of controlled oscillator are useful in electronics industries.

(A) Voltage controlled oscillator with a voltage control signal.

(B) Current controlled oscillator with a current controlled signal.

Our paper focuses on low voltage; current and power based CMOS VCO design for communication-based applications, which plays a very important role in current research. This work appears in many RF signal processing, and mixed signal circuit design. VCO is an electronic device useful for signal generation purpose with definite frequency [1]-[4]. This paper discusses 3 stage VCO design for 45 nm technology, which is useful in data communication, modulation, and demodulation of the signal. These systems are based on incoming data signal with a clock recovery circuit to track clock rate. Its design is based on various

parameters like center frequency, tuning range, sensitivity, spectral purity [5]-[8].

II. METHODOLOGY

Figure 1 shows, 3 stage voltage controlled ring oscillator using delay stages. An output of the last stage is going to the input of the first stage. This oscillator is generating periodic or analog signals with a finite frequency range. It is formed using 3 stage inverter circuit with oscillation phenomenon whereas oscillation formed using odd no. of stages. It is the basic condition for DC signal conversion [9], [10]. The ring kind of designing must represent 360° and its voltage is also unity for alteration occurrence. π/N phase shift is provided by each delay element. N is representing here the total count of delay devices. The rest π phase shift is delivered by dc inversion of the inverter delay element. The odd number of delay stages are must here for DC inversion of single-ended oscillation circuit. For VCO circuit design oscillation frequency for N stage would be $F_0 = 1/2Nt_d$, where total delay element is represented by N. Literature survey reported here for various types of delay devices for oscillation circuit, which includes numerous feedback loop, twin delay, and single-ended delays. It has been implemented by various techniques like the latch, cross-coupled cell, and inverter stages. This designing is the very basic building block to design the VCO circuit and improved

design of this delay device can affect the total recital of the whole circuit [11]-[13]. In this reported work a new delay element has been implemented the significance of intake power of overall design, voltage, current, and frequency range.




Figure 1 Voltage Controlled Ring Oscillator

Figure 2 shows CMOS VCO design using the current starved method. M4 & M8 are working as an inverter, M1 and M11 are using as a current source which limits the available current on M1 and M8. The MOSFETs M7 and M14 drain current are the same and set as an input control voltage [14], [15]. These two MOSFETs are mirrored in each inverter. Here all PMOS transistors are connected to the gate of M7. All NMOS transistors are taking source voltage as an input voltage.




Figure 2 VCO design using a current starved method

III. VCO POWER & CURREN ESTIMATION

The total capacitance on drains of MOSFETs M₄ and M₈ is given by

$$C_{total} = C_o + C_i \quad (1)$$

Where C_{total} the total capacitance on the drain of transconductance, C_o is the output capacitance and C_i is the input capacitance. The frequency of oscillation of the current starved 3 stage VCO would be

$$f_{osc} = \frac{1}{N(t_1 + t_2)} = \frac{I_D}{N \cdot C_{total} V_{DD}} \quad (2)$$

Here N is the total number of stages and t_1 is output propagation for high to low delay time as well as t_2 is output propagation for low to high delay time [14]. The maximum VCO oscillation frequency F_{max} is determined by finding I_D when

$$V_{input} = V_{DD} \quad (3)$$

The average current of VCO depends upon V_{DD} , C_{total} and the number of stages and is given by

$$I_{avg} = \frac{Q_{Ctotal}}{t} = \frac{V_{DD} \cdot C_{total}}{t} \quad (4)$$

Here in eq. (4) Q_{Ctotal} is the charge on C_{total} .

Hence Power dissipation in current starved VCO would be

$$P_{avg} = V_{DD} \cdot I_{avg} = V_{DD} \cdot I_D \quad (5)$$

Where, P_{avg} is average output power of the circuit.

Hence due to design requirements power and current parameter should be low [15], [16]. Due to parameter optimization methods power and current sources may reduce. It is possible by some techniques like:

- 1) Reduce unwanted circuit from the design for a particular duration.
- 2) Reduction in input supply voltage.
- 3) Reduction in low-frequency operation.

These techniques help to reduce power and current parameters in the circuit design.

IV. RESULTS

Figure 3 shows input control voltage from 1 to 1.8 volts at a variable time period, whereas figure 4 shows the FFT response of input control voltage. This analysis is very important in communication and signal processing based systems for accurate calculation of parameters. This response is used for analyzing the input signal in dBm per hertz. It shows various colors in the graph for various values of voltage parameter in each stage of the VCO circuit at a variable frequency. Similarly, figure 5 represents DC sweep analysis under the variable voltage and current range. Transient analysis of the VCO circuit is shown in figure 6 and 7 for variable start and stop time analysis of the circuit. It is used here for calculating the voltage, current and frequency parameters from the circuit.




Figure 3 Input control voltages




Figure 4 FFT Response of control voltage

Figure 8 shows power spectral density function or noise power of the circuit, in which noise power is varying from -90 dB to +40 dB with respect to variable frequency range and voltage. Whereas Figure 9 shows voltage versus current graph, which is varying linearly. Voltage is varying from 0 to 10 volts. All nodes of the circuit representing various levels of voltage and current in the circuit.




Figure 5 DC Sweep




Figure 6 Transient analysis




Figure 7 Transient analyses with a change in time period




Figure 8 Power Spectral Density Function of Phase Noise




Figure 9 Voltage versus current response of VCO

Table 1 Comparison of parameters

Mode	This work	[9]	[11]	[5]
Technology	45 nm	45 nm	90 nm	180nm
Input Control Voltage	1.2	1.5 V	0.8 V	1.8 V
Nominal Frequency (GHz)	2.58 GHz	1.69GHz	2.54 GHz	1.96-2.4GHz
PSD of VCO phase noise @ 1 MHz offset Frequency	- 90 to +40dB/Hz	----	----	-80.84 dB/Hz
Current Consumption	4μA	----	----	----
Desired Frequency	2 GHz	100MHz	2GHz	2 GHz
Power Dissipation	37.6 μw	50 μw	----	335.307 μw

V. CONCLUSION

Paper has been presented low power, voltage and current of VCO design in a wide range of frequencies for the latest research fields of communication, wireless network, and mobile communication systems. Implementation of 3 stages VCO has been done on EDA tool; LT Spice for 45nm technology and also discussed the comparative analysis of various parameters for CMOS technologies. Whereas phase noise would be -90dB @ 1MHz offset frequency.

ACKNOWLEDGMENT

Simulation work has been carried out in VLSI laboratory of Electronics and Instrumentation Engineering Department at research center SGSITS Indore, MP, India. The authors would like to thanks the research center & its staff members for helping and supporting.

REFERENCES

- [1] Sajotra Deepak, Dhariwal Sandeep, and Mishra Ravi Shankar, "Comparative Analysis of Voltage Controlled Oscillator using CMOS", Indian Journal of Science and Technology, Vol 9(14), April 2016.
- [2] T. Thacker, D. Boroyevich, R. Burgos, and F. Wang, "Phase-locked loop noise reduction via phase detector implementation for single-phase systems," IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 2482–2490, Jun 2011.
- [3] Andrea Bonfanti, Davide De Caro, Member, Alfio Dario Grasso, Member, Salvatore Pennisi, Carlo Samori and Antonio G. M. Stollo, "A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35- μ m CMOS" IEEE Journal of solid-state circuits, VOL. 43, NO. 6, June 2008, pp. 1403-1413.
- [4] Huang Shizhen, Lin Wei, Wang Yutong, Zheng Li, "Design Of A Voltage-controlled Ring Oscillator Based On MOS Capacitance", Proceedings of the International Multi Conference of Engineers and Computer Scientists 2009 Vol II IMECS 2009, March 2009, Hong Kong, pp.1-3.
- [5] Manoj Kumar, "A Low Power Voltage Controlled Oscillator Design", Hindawi Publishing Corporation, Volume 2013, Article ID 987179, pp. 1-7.
- [6] Franca-Neto, Luiz M., Ralph Bishop, and Brad A. Bloechel. "64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method." Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC, IEEE conference- 2004.
- [7] Joo-Myoung Kim, Seungjin Kim, In-Young Lee, Seok-Kyun Han, and Sang-Gug Lee, "A Low-Noise Four-Stage Voltage-Controlled Ring Oscillator in Deep-Submicrometer CMOS Technology", IEEE transactions on circuits and systems—ii: express briefs, vol. 60, no. 2, feb. 2013, pp. 71-75.
- [8] Y.-C. Yang and S.-S. Lu, "A single-VCO fractional-N frequency synthesizer for digital TV tuners," IEEE trans. ind. electron, vol. 57, no. 9, pp. 3207–3215, Sep. 2010.
- [9] D. Ghai, S. P. Mohanty, and G. Thakral, "Fast optimization of nano-CMOS voltage-controlled oscillator using polynomial regression and genetic algorithm," Microelectron. J., vol. 44, no. 8, pp. 631–641, Aug. 2013.
- [10] G. Jovanović, M. Stojčević, Z. Stamenković, "A CMOS voltage controlled ring oscillator with improved frequency stability", Scientific Publications of The State University of Novi Pazar, Ser. A: Appl. Math. Inform and Mech. vol. 2, Jan. 2010, pp. 1-9.
- [11] Dhruva Ghai, Saraju P. Mohanty, and Elias Kougiyanos, "Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 17, NO. 9, pp. 1339-1342, SEPTEMBER 2009.
- [12] Mr. Shankar N. Dandare, Ms. Ankita H. Deshmukh "Design of DPLL Using Sub-Micron 45 nm CMOS Technology and Implementation Using Microwind 3.1 Software", Journal of Science and Technology (JST) Volume 2, Issue 7, July 2017, pp. 22-32.
- [13] A. Willig, "Recent and emerging topics in wireless industrial communications: A selection," IEEE Trans. Ind. Informat., vol. 4, no. 2, pp. 102–124, May 2008.
- [14] Zhang, Ning. "94 GHz voltage controlled oscillator with 5.8% tuning range in bulk CMOS." Microwave and Wireless Components Letters, IEEE 18.8 (2008): 548-550.
- [15] A. Billore, C. S. Rajput & D. K. Mishra, "Low power design of variable center frequency CMOS VCO", International Journal of Electronics, Vol. 94, No. 12, December 2007, 1109–1120.

- [16] Tsai, Kun-Hung, and Shen-Iuan Liu. "A 104-GHz phase-locked loop using a VCO at second pole frequency." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 20.1 (2012): 80-88.

BIOGRAPHIES

Alpana Deshmukh received her Bachelors of Engineering in Electronic & Telecommunication from the SGSITS Indore, R.G.P.V. Bhopal University Madhya Pradesh India in 2004 and M.E. in Digital Instrumentation Engineering from the IET, DAVV University Madhya Pradesh, Indore, India, in 2007. She joined the Department of Electronics and Instrumentation Engineering, DAVV, as a Teaching Assistant in 2005, and in 2008 G. H. Rasoni Institute of Engg. & Technology, Wagholi, Pune as Lecturer where she became an Assistant Professor in 2010. She is currently pursuing Ph.D. from SGSITS, Indore. Her current research interests include testing of mixed signal circuit design, Embedded Processor, Circuit theory and devices, Image Processing. She is a life member of the ISTE.



Dr. R. S. Gamad received his Bachelor of Engineering in Electronics Engineering from Govt. Engineering college Ujjain, Madhya Pradesh, India, in 1995 and the Master of Engineering in Digital Techniques and Instrumentation from SGSITS, Indore, Madhya Pradesh, India, in 2003 and Ph. D in Dynamic testing of an A/D converter in 2010 from RGPV Bhopal, Technical university of M. P., India. He worked as Assistant Professor at Govt. Engineering College Ujjain from Feb. 1999 to 2006. He is currently working as a Professor & Head in Electronics and Instrumentation Engineering department at SGSITS, Indore, India. His fields of specialization are data converter, ADC design- testing and mixed signal VLSI Design. He actively participated in the Special Manpower Development Project in VLSI, a project funded by Ministry of Information and Communication Technology, Govt. of India. He has teaching experience of over 21 years and Postgraduate level. He has published about 37 research papers in international and 5 in national journals & about 21 papers in conferences. He guided more than 15 P.G. and 3 Ph.D. students. He is associated with many professional societies. He is life member of Institution of Engineers and IETE.



Dr. Deepak Kumar Mishra is a Professor in the Electronics and Instrumentation Engineering Department at SGSITS, Indore and Madhya Pradesh, India. He has completed his BE in Electronics Engineering in 1979, ME in Applied Electronics and Servo Mechanism in 1984 and PhD in Electronics and Telecommunication Engineering with title 'Some methods for dynamic testing of A/D converters', May 2000. His areas of interest are Electronics and Instrumentation, VLSI Technology and low power analogue and mixed signal VLSI design and dynamic testing of A/D converters. He guided more than 50 PG and 4 PhD students. He has published more than 50 research papers in international and national journals and more than 25 papers in international and national conferences.

